Details
-
Feature
-
Should have
-
None
-
Obs Mgt & Controls
-
-
-
3
-
3
-
0
-
Team_CIPA
-
Sprint 5
-
-
-
-
17.6
-
Stories Completed, Demonstrated, Satisfies Acceptance Criteria, Accepted by FO
-
-
Team_CIPA
Description
Create a Built in Self Test (BIST) image for the FPGA - a new persona on top of tdc_base.
This will be automatically loaded at power-on by a script.
The BIST image will provide testing interfaces for:
- SLIM links - check Error rate (internal loopback, with external loopback cables). Can use existing SLIM FW.
DDR4 interfaces. Exercise the DDR4 EMIF with test patterns - report errors. Either new FW required to do this, or update https://gitlab.drao.nrc.ca/SKA/Mid.CBF/FW/ip/ddr4_tester(dropped during planning due to time)- Clocks - use the existing talon_status module.
- 100G Ethernet - check error rate. (internal loopback, ) Check Ethernet IP registers to establish successful link, lock and word alignment.
The accompanying script (probably Python) should also test that the I2C connected components respond. Maybe just an address scan on the i2c bus and check what responds.
Script should display progress and success on the front panel LEDs (4 Red/Green LEDs).