Uploaded image for project: 'SAFe Program'
  1. SAFe Program
  2. SP-294

MID.CBF to SDP interface - Prototype minimally functional visibility data path

Change Owns to Parent OfsSet start and due date...
    XporterXMLWordPrintable

Details

    • Hide
      1. DOD for firmware and software components.
      2. Demonstrate correlator to imaging pipeline transport of visibility data. 
      3. Throughput/goodput performance measured - for example, 32 Gb/s for one FSP FPGA, and then aggregate several (2-4) to get up to ~100 Gb/s.

       

      Show
      DOD for firmware and software components. Demonstrate correlator to imaging pipeline transport of visibility data.  Throughput/goodput performance measured - for example, 32 Gb/s for one FSP FPGA, and then aggregate several (2-4) to get up to ~100 Gb/s.  
    • 8
    • 8
    • 0.625
    • Team_CIPA
    • Sprint 5
    • 3.6
    • PI24 - UNCOVERED

    • Mid.CBF-to-SDP Team_CIPA

    Description

      Continue evolving the prototype started for SP-115.

      CBF side:

      Build out the firmware to take the output of the correlator prototype and packetise it. 

      SDP side (for information):

      Build out the ingest pipeline prototype to convert received packets into the format required by the imaging pipeline. 

      Attachments

        Issue Links

          Structure

            Activity

              People

                m.deegan Deegan, Miles
                W.Kamp Kamp, Will
                Votes:
                0 Vote for this issue
                Watchers:
                1 Start watching this issue

                Feature Progress

                  Story Point Burn-up: (100.00%)

                  Feature Estimate: 8.0

                  IssuesStory Points
                  To Do00.0
                  In Progress   00.0
                  Complete821.0
                  Total821.0

                  Dates

                    Created:
                    Updated:
                    Resolved:

                    Structure Helper Panel