Uploaded image for project: 'SAFe Program'
  1. SAFe Program
  2. SP-125

Standards and tools for VHDL coding

Change Owns to Parent OfsSet start and due date...
    XporterXMLWordPrintable

Details

    • Enabler
    • PI2
    • None
    • Hide
      • Agreed coding standards for VHDL
      • Coding standards documented on the developer portal
      • Tools in place to check those standards automatically as extensively as possible
      • Firmware lifecycle to be managed via git, also starting to adopt CI practices at least for code quality checks
      • A list of techonolgies and compilers used throughout the collaboration
      • Common guidelines for interacting with FPGAs via TANGO devices
      • An assessment of the different strategies used to control the FPGAs, from automated code generation based on registry file descriptors, to communication protocols.
      • An idea of what common cores can be used or developed across the element boundaries
      Show
      Agreed coding standards for VHDL Coding standards documented on the developer portal Tools in place to check those standards automatically as extensively as possible Firmware lifecycle to be managed via git, also starting to adopt CI practices at least for code quality checks A list of techonolgies and compilers used throughout the collaboration Common guidelines for interacting with FPGAs via TANGO devices An assessment of the different strategies used to control the FPGAs, from automated code generation based on registry file descriptors, to communication protocols. An idea of what common cores can be used or developed across the element boundaries
    • 5
    • 5
    • 1.4
    • Team_CIPA
    • 3.4
    • PI24 - UNCOVERED

    • Team_CIPA

    Description

       
      As we onboard VHDL code from existing prototypes we need to define standards and tools to be adopted consistently by SKA developers in this domain.

      Also, we need to upgrade our CI infrastructure to incorporate these technologies.

      This work needs to be based on what has been done by consortia during the design phase, trying to harmonize it with the existing infrastructure we have in place.

      Also, we need to gather requirements from different elements adopting these same technologies.

      A starting point where we started to gather questions is on the confluence page at:

      https://confluence.skatelescope.org/display/SE/VHDL+and+firmware+development

      Attachments

        Issue Links

          Structure

            Activity

              People

                m.bartolini Bartolini, Marco
                m.bartolini Bartolini, Marco
                Votes:
                0 Vote for this issue
                Watchers:
                1 Start watching this issue

                Feature Progress

                  Story Point Burn-up: (100.00%)

                  Feature Estimate: 5.0

                  IssuesStory Points
                  To Do00.0
                  In Progress   00.0
                  Complete48.0
                  Total48.0

                  Dates

                    Created:
                    Updated:
                    Resolved:

                    Structure Helper Panel