Speed-up study - Agilex FPGA

Vinutha C and Prabu Thiagaraj for the PSS Team

Feature: SP-1782

25 Aug 2021

Objective: Research new FPGA development environments

- OneAPI Development Environments
- Executing VHDL from OpenCL/OneAPI on a Single Host
- Benchmark Performance Tests of Agilex FPGA Using VHDL

OpenCL and OneAPI Environments have dependency on Intel

Motivation

Prototype development so far has used what are now legacy FPGAs and associated development environments. The PSS Production solution will use latest FPGAs and development environments. This Feature aims to understand the impact of using up-to-date FPGA development environments to help reduce future FPGA development / code porting risk

OneAPI is based on a SYCL

- Same C++ code for CPU, GPU and FPGA
- Open Source
- We have installed OneAPI environment and tried basic example codes



AT4-507 Comparison of Compilation, Execution, Debugging flows between oneAPI and OpenCL

Executing VHDL libraries from OpenCL/OneAPI

• VHDL codes included as a Static library (ongoing work)



Performance Tests



Performance Tests of Agilex FPGA Using VHDL

Signal processing VHDL library codes (eg., **FFT**, FIR etc) configured with varying complexity (data length etc) and compiled for a **mid-speed grade**, **mid-size Agilex FPGA** using the intel **Quartus** 21.1 software.

The **speed performance** compared with three generations of FPGAs



Performance Tests of Agilex FPGA Using VHDL

Quartus design flow



Quartus Prime Pro Edition Software



Creating Quartus project

		Eile Edit System Generate View Tools Help	
		🦉 Parameters 💠 🗕 🗖 🗖	🚺 Details 🔅 Block Symbol 🔅 🗕 🖬 🗖
		System: unified_ft_intel_FPGA_unified_ft_0 Path: intel_FPGA_unified_ft_0	
		FFT Intel FPGA IP	FFT Intel FPGA IP
🔜 Open System@hydrus2	×	intel_FPGA_unified_tt	Name Intel EPG6 united fft
		Core Parameters	Version 1.0
System IP Variant BSP Editor		Bitmatteri	Author Intel Corporation
		Log2(Size) 16 bits	Description Block supporting fixed size streaming FFT/FFTs
Select the Quartus Prime Pro project file and	Platform Designer system file to open.	Datatypes: Fixed Point	Group DSP/Transforms/Unified FFT
		Reset polarity: Active High 💌	
Quartus project:	/data/projects/OneAPI/Q_projects/FFT/AGILEX/speed_study_demo/fft64k_demo.qpf 🛛 🚽 📖 🦉	· Signal widths	Parameters
		Input width: 16 bits	Core Parameters
Revision:	m64k demo	Twiddle width: 16 bits	Inverse FFT Inverse FFT
			Bit-reversed input input is bit-reversed
12		Pruning scheme: Full Wordprowth	
Device family	Adilex Retrieve Values	Pruning width: 19	
		* Generation Parameters	To Presets 🔯 - 🗗 🗆
Device nort	AGEA014P24P2E2V	Oenerate a global enable signal	Presets for intel_FPGA_united_fft_0
Device part.	ACTACTACTACZA	Generate a software model	Clear preset filters
12		Frequency target: 300 MHz	A X
		Provide raminy. Politice	Project — Click New to create a preset.
Platform Designer system:	/data/projects/OneAPI/Q_projects/FFT/AGILEX/speed_study_demo/ftt64k_demo.qsys 🖉 📖 🕎		Library - No presets for FFT Intel FPGA IP 1.0
		👸 System Messages 💠 🗕 🖬 🗖	
		Type Path Message	
		(No messages)	
			Apply Update Delete New
		0 Error OWening	Constant HDI
	Create Exit		Ommat HDC.
	i inconago III	🛃 Starit 🖉 🖉 🕲 🧐 🚱 🌑 🧊 🦉 Kernada news Onin 🖉 172.16.101.244 (t) 👘 Que	stus Prime Pro Edi 🔝 DP Parameter Editor P 😰 🍕 🐻 🕲 🕲 10:16 AM



. IP Parameter Editor Pro--unified_fft_intel_FPGA_unified_fft_0 (/data/projects/0neAPU0_projects/FFTAGUEX/fft64k_d16_c16_v2/unified_FFT_21_1_0_169_restored/ip/unified_fft/unified_fft_intel_FPGA_unified__fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft_intel_FPGA_unified_fft

Platform Designer-System view



Project Compilation flow

Quartus Prime Pro Edition - /home/dsp/DISK2/pr	jects/PERFORMANCE_STUDY_RRI2021/fft1k_pe/fft1k_pe - fft1k_pe @RRI-D-539	and the second		
<u>File Edit View Project Assignments Pr</u>	ocessing <u>T</u> ools <u>W</u> indow <u>H</u> elp		Search Intel FPG	SA 🌍
📔 📴 🕞 🤟 🛍 🛍 🔿 🔿 🛛 🕅	pe 💿 🚽 🎸 🎸 🔕 🕨 ⊭ 🤘 🔇	🖾 🕹 🍁 😹 🔍		
Project Navigator Q # @ 🕱	Compilation Dashboard X		IP Catalog	+ Ø X
🣁 Files	· · · · ·		Q < <filter>></filter>	X
ip/fft1k_pe/fft1k_pe_clock_in.ip	Project Overview		👻 🖬 Installed IP	
ip/fft1k_pe/fft1k_pe_reset_in.ip	Compilation Flow During compilation Intermediate Fifter spanchets (plan	and placed routed and retired heads	 Project Directory 	r
fft1k_pe.qsys	Compitation Prov. Sound compitation, intermediate Price shapshots (plan	neu, praceu, routeu, and reamed) are i	No Selection /	Available
ip/fft1k_pe/fft1k_pe_intel_FPGA_unified	Compile Design		~ Library	
	✓ ✓ ► IP Generation	00:00:02	 Basic Function 	ns
	9% 🖉 🕨 Analysis & Synthesis	କୁ ପ୍ର୍ୟୁ <u>00:00:11</u>	 Bridges and A 	dapters
	Fitter		> DSP	
À H ≧ F ■ D < IP C	Fitter (Implement)	a	Intel FPGA Intel	erconnect
Tasks 🕴 🕅 🕱	0% Plan	🗳 🔇 🗟 😭 00:00:00	 Memory Inter 	faces and Con
💋 Pin Planner 🔺	0% Place	الله الله الله الله الله الله الله الله	 Processors an 	d Peripherals
🎸 Assignment Editor	0% Noute	🖕 🥳 🔐 00:00:00	 University Pro 	ogram
Compilation	0% Retime	🖕 🚯 🗟 🛛 ٥٥:00:00	Search for Partne	er IP
Compilation Dashboard	✓ □ ► Fast Forward Timing Closure Recommendations	<u>ب</u> ه		
Analysis	0% Fitter (Finalize)	الله الله الله الله الله الله الله ال		
Chip Planner	0%	6 00:00:00		
4			+ Add	
⊠ 1 </th <th>Filter>> V 🗌 Use Regular Expressions 🗌 Sho</th> <th>w Non-matching 🔀 <u>F</u>ind 💏 Find N</th> <th>e<u>x</u>t</th> <th></th>	Filter>> V 🗌 Use Regular Expressions 🗌 Sho	w Non-matching 🔀 <u>F</u> ind 💏 Find N	e <u>x</u> t	
Message			Message ID	*
VHDL info at dspba_library.	<pre>hd(17): executing entity "dspba_reg(width=38,init_value="</pre>	000000000000000000000000000000000000000		19337
VHDL info at dspba_library.	<pre>/hd(76): executing entity "dspba_delay(width=40, reset_kind hd(17); executing entity "dspba_enc(width (0));</pre>	H="SYNC")(1,4)" with architecture		19337
WHDL into at dspba_library.	<pre>/nd(1/): executing entity "dspba_reg(widtn=40,init_value=" /hd(76): executing entity "dspba_dalay(width=42 reset kind</pre>	-"SYNC")(1 4)" with architecture		19337
WHDL info at dspba_library.	<pre>/hd(17): executing entity "dspba_decdy(width=42,init value=" /hd(17): executing entity "dspba_reg(width=42,init value="</pre>	000000000000000000000000000000000000000		19337
v O VHDL info at fft1k_pe_reset	in.vhd(9): executing entity "fft1k_pe_reset_in" with arch	nitecture "rtl"		19337
4				
System Processing (38)				
-			13% 🏅	00:00:13
			R.	

Compiled Resource Summary

File Edit View Project Assignments Processing Tools Wind	ow Help		u_rrr - ummeu_rr r gnyurusz	Search Intel FPGA	
睯 😓 🦟 🧤 🏦 🖱 🔿 🖉 unified_FFT	· / 6 6 0 • F K				
Project Navigator Q 🗐 🛛 🕱	Compilation Dashboard X	Compilation Report - unified FFT 🖇	2	IP Catalog	10
	Compilation Dashboard X Compilation Dashboard X Table of Contents Parallel Compilation Flow Summary Flow Susymary Flow Lapsed Time Flow Lagsed Time Flow Cog Synthesis Flow Log Flow Log Flow Synthesis Flow Syn	Compilation Report - unified_FFT >> Flow Summary Quartus Prime Version Revision Name Top-level Entity Name Family Device Timing Models Power Models Device Status Logic utilization (in ALMs) Total dedicated logic registers Total block memory bits Total HSSI P-Tiles Total HSSI P-Tile Total HSSI E-Tile Channels Total HSSI EHIPS	✓ Successful - Wed Jul 28 11:55:00 2021 21.1.0 Build 169 03/24/2021 SC Pro Edition unified_FFT unified_fft Agliex AGFB014R24B2E2V Preliminary Preliminary Preliminary 5,273 / 487,200 (1 %) 8995 114 / 924 (12 %) 2,662,748 / 145,612,800 (2 %) 151 / 7,110 (2 %) 26 / 4,510 (< 1 %) 0 / 2 (0 %) 0 / 1 (0 %) 0 / 2 (0 %) 0 / 1 (0 %) 0 / 4 (0 %) 0 / 4 (0 %)	C << Filter>> C << Filter>> C << Filter>> C << Filter>> C << Filter> C << Filter>> C << Filter> C < C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C filter</th <th>s ect nd Contro oherals</th>	s ect nd Contro oherals
inalysis Chip Planner Timing Analyzer		Total PLLs	0/24(0%)	+ Add Message ID	1667 1667 1667 1667

Timing Analyzer report

			Jearen	
Set Operating Conditions 🛛 💾 🙆 🖄	<u>ال</u>	Fmax	Summary	0 -
Snapshot: final	Show: Visible *		< <filter>></filter>	*
✓ Slow vid2 100C Model	Fmax	Restricted Fmax	Clock Name	
✔ Slow vid2a 100C Model	1 642.26 MHz	500.0 MHz	clock_in_in_clk_clk	limit due to minim
✓ Slow vid2b 100C Model				
V East vid2a OC Model				
Report + @				
📰 SDC File List				
📰 Setup Summary		1971 - 1971 - 1971 - 1971 - 1971 - 1971 - 1971 - 1971 - 1971 - 1971 - 1971 - 1971 - 1971 - 1971 - 1971 - 1971 -		
Emax Summany	 This panel reports 	FMAX for every clo	ck in the design, regard	lless of the user-
	specified clock pe	riods. FMAX is only o	computed for paths wr	ere the source
Tasks 🕴 🕴 🖗	different clocks. in	cluding generated c	locks, are ignored. For	paths between a
	clock and its inver	sion, FMAX is compu	ited as if the rising and	falling edges are
Open Project			1. 1. 1	
V Project	scaled along with	FMAX, such that the	duty cycle (in terms of	f a percentage) is
Copen Project Netlist Setup Create Timing Netlist	scaled along with maintained. Intel r	FMAX, such that the ecommends that yo	duty cycle (in terms of u always use clock con	f a percentage) is a straints and
Create Timing Netlist	scaled along with maintained. Intel r other slack report	FMAX, such that the ecommends that yo s for sign-off analysi	duty cycle (in terms of u always use clock con s.	f a percentage) is istraints and
Open Project Vetlist Setup Create Timing Netlist Deriving Clocks	scaled along with maintained. Intel r other slack report	FMAX, such that the recommends that yo s for sign-off analysi	duty cycle (in terms of u always use clock con s.	f a percentage) is astraints and
 Open Project Netlist Setup Create Timing Netlist Deriving Clocks No user constrained clo 	scaled along with maintained. Intel r other slack report	FMAX, such that the recommends that yo s for sign-off analysi	duty cycle (in terms of u always use clock con s. sign. Calling "de	f a percentage) is istraints and
 Open Project Netlist Setup Create Timing Netlist Deriving Clocks No user constrained clo Clock uncertainty chara Deriving Clock Uncertainty chara 	scaled along with maintained. Intel r other slack report	FMAX, such that the recommends that yo s for sign-off analysi found in the des ne Agilex device	duty cycle (in terms of u always use clock con s. sign. Calling "de e family are prel:	f a percentage) is istraints and rive_clock_unc iminary
 Open Project Netlist Setup Create Timing Netlist Deriving Clocks No user constrained clo Clock uncertainty chara Deriving Clock Uncertainty 	scaled along with maintained. Intel r other slack report ock uncertainty f acteristics of th inty. Please refe	FMAX, such that the recommends that yo s for sign-off analysi found in the des ne Agilex device er to report_sdo	duty cycle (in terms of u always use clock con s. sign. Calling "de e family are prel: c in the Timing A	f a percentage) is istraints and rive_clock_unc iminary nalyzer to see

Performance Tests of Agilex FPGA Using VHDL

Quartus design flow



FFT IP 1 k to 64 k point

Results

	QUARTUS :	21.1		IP Used :	FFT Intel FPGA IP				
	DEVICE :	Agilex: AGFB014R24B2	E2V	Core Speed : 2					
	SI. No	Design Name	FFT Length	ALM (487.200)	Block Mem(145.612.800)	RAM (7.110)	DSP (4.510)	Restricted Fmax (MHz)	Fmax (MHz)
	1	fft1k d16 c16	1024	2 365	35 480	7	14	500	657.89
	2	fft2k_d16_c16	2048	2 519	80,226	11	18	500	657 46
3 Agilex 4 5 6 7 DEVICE :	3	fft4k d16 c16	4096	2.841	161.804	15	18	500	657.46
		fft8k d16 c16	8192	3.317	331.480	24	22	500	657.89
	CX 5	fft16k d16 c16	16384	3 654	666 756	46	22	500	652 32
	6	fft32k d16 c16	32768	4.504	1.345.716	81	26	500	657.89
	7	fft64k_d16_c16	65536	5,273	2,662,748	151	26	500	642.26
	DEVICE :	Stratix 10: 1SG280LN2F43E2VG		Core Speed : 2					
	SI. No	Design Name	FFT Length	ALM (933.120)	Block Mem(240.046.080)	RAM (11.721)	DSP (5.760)	Restricted Fmax (MHz)	Fmax (MHz)
	1	fft1k d16 c16	1024	1.712	35.328	7	14	421.41	421.41
	2	fft2k d16 c16	2048	1,910	79,956	11	18	417.54	417.54
01	1:	fft4k d16 c16	4096	2,125	161,564	15	18	421.76	421.76
Strati	$\mathbf{I}\mathbf{I}\mathbf{X}$	fft8k d16 c16	8192	2,488	331,160	24	22	422.3	422.3
	5	fft16k d16 c16	16384	2,723	666.428	45	22	422.48	422.48
	6	fft32k d16 c16	32768	3.218	1.345.270	79	26	417.36	417.36
	7	fft64k_d16_c16	65536	3,725	2,662,246	150	26	422.12	422.12
DEVICE :	DEVICE :	Arria 10: 10AX115H3F34	412SG	Core Speed : 2					
	SI. No	Design Name	FFT Length	ALM (427,200)	Block Mem(55,562,240)	RAM (2,713)	DSP (1,518)	Restricted Fmax (MHz)	Fmax (MHz)
	1	fft1k_d16_c16	1024	1,450	38,224	9	14	403.06	403.06
	2	fft2k_d16_c16	2048	1,664	80,500	11	18	375.94	375.94
-	. 3	fft4k_d16_c16	4096	1,848	162,204	15	18	369.82	369.82
Ar	ria₋10	fft8k_d16_c16	8192	2,118	331,960	24	22	387.75	387.75
<i>,</i> 11	5	fft16k_d16_c16	16384	2,316	667,608	46	22	374.39	374.39
	6	fft32k_d16_c16	32768	2,678	1,347,172	81	26	389.71	389.71
7	ff64k d16 c16	65536	2 885	2 665 640	149	26	386 55	386 55	





Results





THANK YOU